High Step-up Converter without Electrolytic Capacitors for Renewable Energy Applications

Yihua Hu, Member, IEEE, Wenping Cao, Senior Member, IEEE, Bing Ji, Member, IEEE, Xiangning He, Fellow, IEEE, James Kirtley, Fellow, IEEE

Abstract—Traditional electrolytic capacitors used in power converters are bulky, unreliable and short in their service life. This paper proposes the use of film capacitors in a high step-up DC-DC converter for renewable energy applications including photovoltaics and fuel cells. The converter is of a three-phase modular structure and six pulse rectifiers are employed to reduce the output voltage ripple. The primary side of the converter includes three interleaved inductors, three main switches and an active clamp circuit. Therefore, the input capacitor can be eliminated and the input current is greatly reduced. The zero voltage switching is achieved during the switching transition for all the active switches so that the switching losses can be reduced greatly. Magnetic energy stored in the leakage inductance is recovered and the reverse-recovery issue associated with diodes is effectively addressed by the leakage inductance of a built-in transformer. The proposed converter is justified by simulation and experimental tests on a 1000W prototype.

Index Terms—DC-DC converter, electrolytic capacitor, fuel cells, modularization, photovoltaics, power loss.

I. INTRODUCTION

RENEWABLE energy is high on the international and national agendas. Photovoltaics (PVs) and fuel cells are two prominent examples and their output is typically low voltage direct current (DC). In these applications, high step-up DC-DC converters with low cost and high reliability are highly desired [1]-[5]. However, large electrolytic capacitors are generally used at the front-end and the output terminal of the converter [2], in order to minimize the current and voltage ripples. These capacitors require galvanic isolation [7] and provide only a limited service life, especially in the PV micro-inverter at outdoor conditions [6].

Voltage gain is also a key performance indicator for DC-DC converters. In the literature, a variety of isolated high step-up topologies to increase the voltage gain are reported [8]-[14]. Among these is an interesting concept of isolating inter-cell transformer and interleaved technology [14]. Nonetheless, due to its multi-cell structure, the bridge circuit suffers from a breakthrough risk and the voltage stress of switching devices is high on the high voltage side. In [15], a group of interleaved Flyback converters with three winding coupled inductors are developed but their current ripples are also high. Thereby new topologies are proposed in [16]-[17] to lower input current ripples while still achieving a high voltage gain. Their drawback lies in a need for an input capacitor (small) and an output capacitor (large). On the contrary, a symmetrical rectifier configuration is used [18] to decrease the output current ripple but the current ripple on the primary side structure is high. This work is set out to achieve the high voltage gain and low output ripples without the use of electrolytic capacitors, by proposing a new topology which combines the features of electrical isolation and modular structure so as to improve the reliability and cost-effectiveness.

II. PRINCIPLE OF OPERATION

The proposed three-phase interleaved converter without electrolytic capacitors is presented in Fig. 1, where \( S_1, S_2, S_3 \) are the main switch devices, \( S_{1/}, S_{c/} \) and \( S_{c/} \) are clamp switches. The switch devices also form a three-phase bridge.

The capacitor \( C_c \) and the switches \( S_\text{xxx} \) are employed to clamp the switch devices and to realize soft switching. For the three coupled inductors \( L_1, L_2 \) and \( L_3 \), their primary windings are interleaved connected with each other and their secondary windings are star connected for a high output voltage gain. The winding turns of the coupled inductors are represented by \( n_1 \) (primary) and \( n_2 \) (secondary), respectively, and the turns ratio \( N \) is derived from \( n_1/n_2 \). The coupling reference of \( L_1, L_2 \) and \( L_3 \) are marked with “×”, “○” and “□”, respectively. \( L_{k1}, L_{k2} \) and \( L_{k3} \) denote the leakage inductances of the coupled inductors; \( D_{m1}-D_{m6} \) are the rectifier diodes; \( C_o \) is the output filter capacitor.

There are six operating stages during one switching period. The equivalent circuits for each stage are presented in Fig. 3 and explained in detail as follows.

![Fig. 1 The proposed DC-DC converter without electrolytic capacitors.](image-url)
A. Stage 1

Before \( t_0 \), the main switch \( S_1 \) and the clamp Switch \( S_{cl} \) are in off state and the common clamp capacitor \( C_c \) is resonant with the leakage inductance of \( L_1 \). From \( t_0 \) onwards, the voltage of \( S_{cl} \) increases from zero and zero voltage switching (ZVS) is realized on the clamp switch \( S_{cl} \). The turn-on signal of the main switch \( S_1 \) is given in this period when its parasitic diode is in on state, and \( S_1 \) turns on with ZVS. Meanwhile, the main switch \( S_2 \) turns off and its parasitic capacitor \( C_c \) is charged by the magnetizing current of \( L_2 \). Due to its parasitic capacitance, the main switch \( S_2 \) turns off with ZVS. In this period, the switching voltage of the main switch \( S_2 \) reaches the level of \( C_c \) and the parasitic diode of \( S_{cl} \) conducts. The voltage of the main switch \( S_2 \) is clamped to the voltage of \( C_c \). The primary-side current of \( L_2 \) begins to decrease and that of \( L_1 \) begins to increase. \( L_2 \) and \( L_3 \) work in forward condition and \( L_1 \) in flyback condition. Corresponding rectifier diodes \( D_{o1} \), \( D_{o4} \) and \( D_{o6} \) conduct.

B. Stage 2

In this stage, the main switches \( S_1 \) and \( S_2 \) turn on and the active clamp switch \( S_{cl} \) is in on state. At \( t_1 \), the current in the primary of \( L_1 \) and \( L_3 \) increases whilst that of \( L_2 \) falls below zero. During this stage, \( L_1 \) and \( L_2 \) work in forward mode, \( L_3 \) works in flyback mode, and the rectifier diodes \( D_{o2} \), \( D_{o4} \) and \( D_{o5} \) conduct. The secondary windings of \( L_1 \) and \( L_3 \) are series connected to charge the output for high voltage gain; these of \( L_2 \) and \( L_4 \) are also series connected to charge the output for lowering the output voltage ripple.

The current in the secondary windings of \( L_1 \) and \( L_2 \) can be expressed by Eqs. 1 and 2.

\[
i_{LK1} = -\frac{N \cdot \left( V_{in} - V_{out} \right)}{L_{LK1}} (t - t_1) \tag{1}
\]

\[
i_{LK2} = i_{LK2(t_1)} - \frac{N \cdot \left( V_{in} - V_{out} \right)}{L_{LK2}} (t - t_1) \tag{2}
\]

By Kirchhoff’s current law (KCL), the current on the secondary side of \( L_3 \) is given by (rewrite \( i_3 = \))

\[
i_{LK3} + i_{LK1} + i_{LK2} = 0 \tag{3}
\]

C. Stage 3

At \( t_2 \), \( S_{cl} \) turns off and the clamp capacitor \( C_{cl} \) is resonant with the leakage inductance of \( L_2 \). While the voltage across the parasitic capacitance of the main switch decreases, the voltage of \( S_{cl} \) increases from zero, and ZVS is realized on \( S_{cl} \). The turn-on signal of \( S_2 \) is given when its parasitic diode is in on state and \( S_2 \) turns on with ZVS. The main switch \( S_3 \) turns off, and then its parasitic capacitor \( C_3 \) is charged by the magnetizing current of \( L_3 \). In this period, the voltage of the main switch \( S_3 \) reaches the voltage of \( C_3 \) and that of the main switch \( S_3 \) is clamped to the voltage of \( C_3 \). \( L_1 \) and \( L_2 \) work in forward mode and \( L_3 \) works in flyback mode. The antiparallel diode of \( S_3 \) and \( D_{o2} \), \( D_{o4} \) and \( D_{o5} \) all conduct. The secondary windings of \( L_1 \) and \( L_3 \) are series connected to charge the output for a high voltage gain and these of \( L_2 \) and \( L_3 \) also series connected to charge the output and to reduce the output voltage ripple.

Fig. 3 Six operating stages of the proposed converter.
D. Stage 4

In this stage, \( S_1 \) and \( S_2 \) turn on; the active clamp switch \( S_{c3} \) is in on state. At \( t_2 \), the primary current of \( L_1 \) and \( L_2 \) increases while that of \( L_3 \) decreases. The antiparallel diode of \( S_{c3} \) conducts. In this interval, \( L_1 \) and \( L_3 \) are in forward mode and \( L_2 \) in flyback mode. The secondary windings of \( L_1 \) and \( L_2 \) are series connected to charge the output capacitor \( C_o \) through \( D_{o2} \) and \( D_{o3} \) and these of \( L_3 \) and \( L_2 \) are series connected to charge \( C_o \) through \( D_{o3} \) and \( D_{o6} \). The secondary currents of \( L_1 \), \( L_3 \) and \( L_2 \) are thus given by Eqs. 4, 5 and 3, respectively.

\[
i_{LK1} = i_{LK1(t_2)} - \frac{N}{L_{LK1}} \frac{V_{in} - V_{out}}{1-D} (t - t_2) \quad (4)
\]

\[
i_{LK3} = \frac{N}{L_{LK3}} \frac{V_{in} - V_{out}}{1-D} (t - t_3) \quad (5)
\]

E. Stage 5

The clamp switch \( S_{c3} \) turns off at \( t_2 \). Then \( C_c \) is resonant with the leakage inductance of \( L_3 \). The voltage across \( S_{c3} \) increases from zero and ZVS is achieved on \( S_{c3} \). \( S_3 \) is turned on when its parasitic diode is on and \( S_3 \) is on with ZVS. At \( t_4 \), \( S_1 \) turns off, and then its parasitic capacitor is charged from the magnetizing current of \( L_1 \). In this period, the switching voltage of \( S_1 \) is clamped by \( C_c ; L_2 \) and \( L_1 \) are in forward mode; and \( L_2 \) is in flyback mode. Furthermore, the second sides of \( L_1 \) and \( L_2 \) are series connected to charge \( C_o \) through \( D_{o2} \) and \( D_{o3} \) and these of \( L_2 \) and \( L_3 \) are also series connected to charge \( C_o \) through \( D_{o3} \) and \( D_{o6} \).

-------------

According to the voltage balance law,

\[
D V_{pv} = (1-D) V_B \quad (1)
\]

\[
V_{ab} = N \frac{1-D}{D} V_B - N(-V_B) = \frac{N V_B}{D} \quad (2)
\]

State 3 \([t_2-t_3]\): At \( t_2 \), \( S_2 \) turns ON, which makes the two coupled inductors work in the Flyback state to store energy again, and \( D_{o2} \) is reverse-biased. The energy stored in \( C_{o1} \) and \( C_{o2} \) transfers to the load. At \( t_3 \), the energy stored in \( C_{o1} \) decreases to zero and diode \( D_{o1} \) turns off with zero-current switching operation.

(a) \([t_0-t_1]\)

(b) \([t_1-t_3]\)

(c) \([t_2-t_3]\)

(d) \([t_3-t_4]\)

Fig. 2 Four operating states of the proposed converter in mode 1.

-------------

State 4 \([t_3-t_4]\): At \( t_1 \), \( S_1 \) turns OFF and \( S_2 \) turns ON, which turns \( D_{o2} \) ON. The primary side of coupled inductor \( L_1 \) charges the battery by \( S_1 \). During this state, \( L_2 \) operates in the Forward mode and \( L_3 \) operates in the Flyback mode to transfer energy to the load. When \( S_1 \) turns ON and \( D_{o2} \) turns OFF, a new switching period begins.

In mode 2, the battery transfers energy to the load, as shown in Fig. 4(a). It indicates the nighttime operation of the standalone system. The circuit works as the Flyback-Forward converter, where \( S_1 \) and \( S_2 \) are the main switches. \( C_c \), \( S_1 \) and \( S_2 \) form an active clamp circuit. When the load is disconnected, the standalone system enters into mode 3. The PV array charges battery without energy transferred to the load due to the opposite series connected structure of coupled inductor, as shown in Fig. 4(b). \( S_1 \) and \( S_2 \) work simultaneously and the topology is equivalent to two paralleled buck-boost converters.

-------------

III. PERFORMANCE ANALYSIS AND FEEDBACK LOOP DESIGN

In order to realize flexible energy flow, the modulation strategy is proposed by combing PWM with PS. Firstly, the
relationship of voltage gains with duty ratio and FS needs to be researched. In the following analysis, $S_1$ and $S_2$ share the same duty ratio, $D$, meanwhile, $S_3$ and $S_4$ are applied to the same duty ratio. The gate signals for $S_1$ and $S_3$ are complementary, as well as for $S_2$ and $S_4$.

A. Analysis of Circuit Performance ($D > 0.5$)

When the duty cycle $D > 0.5$, there are five operating cases for analysis, as shown in Fig. 5.

In case 1, the phase shift angle is between 0 and $\phi_{\text{crit}1}$. From the waveform of the leakage inductor current, the secondary side of the coupled inductor is equivalent to a discontinuous conduction mode (DCM) of a Buck converter. When $\phi = \phi_{\text{crit}1}$, the current pulses A and B is in a boundary conduction mode.

For pulse A, the current decreases to the minimum value and increases to zero during the time period of $(1-D)T_s$. The decrement time is equal to $T_s \phi_{\text{crit}1} / 2\pi$ and the increment time is $(1-D-\phi_{\text{crit}1}/2\pi)T_s$. Following the voltage-second balance (3), the critical phase angle can be determined in (4).

\[
\frac{NV_B}{D} \cdot \frac{\phi_{\text{crit}1}}{2\pi} \cdot T_s = \frac{V}{2} (1-D-\frac{\phi_{\text{crit}1}}{2\pi}) T_s
\]

\[
\phi_{\text{crit}1} = \pi \cdot D \cdot (1-D) - \frac{V \text{out}}{N \cdot V_B}
\]

The secondary side of the coupled inductor is equivalent to two Buck converters connected in parallel at the DCM operational condition. The corresponding equivalent duty ratio of the buck converter is $\phi/2\pi$. According to the equation of voltage gain of Buck converter in DCM, the output voltage can be expressed as:

\[
V_o = 2 \cdot \frac{2}{1+\frac{4 \cdot 2L_s}{R_c \cdot T_s \cdot (\phi/2\pi)^2}} \cdot \frac{NV_B}{D}
\]

In case 2, the phase shift angle is between $\phi_{\text{crit}1}$ and $\phi_{\text{crit}2}$. The phase shift angle $\phi_{\text{crit}2}$ is the boundary point from continuous conduction mode (CCM) to DCM, which can be determined by (6). The voltage equation at $\phi_{\text{crit}1}$ and $\phi_{\text{crit}2}$ can be expressed as (7) and (8).

\[
\phi_{\text{crit}2} = 4\pi \cdot (1-D) \cdot \frac{N \cdot V_B}{V_{\text{out}}}
\]

\[
\frac{NV_B}{DL_s} (1-D) = \frac{V_a}{2L_s} \cdot \frac{\phi_{\text{crit}2}}{2\pi}
\]

\[
\frac{NV_B}{DL_s} \frac{\phi_{\text{crit}1}}{2\pi} = \frac{V_a}{2L_s} (1-D)
\]

In case 3, the PS angle ranges from $\phi_{\text{crit}2}$ to $\phi_{\text{crit}3}$. The duty ratio of the secondary side equivalent Buck converter stays constant at the value of 1-D, and the voltage gain stands the highest, therefore, the critical point $\phi_{\text{crit}3}$ and the corresponding voltage can be expressed as Eqs. 9 and 10. With the increase in PS angle, the voltage declines. $\phi_{\text{crit}3}$ is the boundary point between DCM and CCM. In this case, the output voltage cannot be controlled by PS angle, as shown in Eq.11.

\[
\phi_{\text{crit}3} = 2\pi - \phi_{\text{crit}2}
\]
\[
\frac{NV_B}{D} \left(1 - D\right) = \frac{V_o}{2L_s} \left(1 - \frac{\phi_{\text{crit}1}}{2\pi}\right)
\]
\[
V_o = 2 \cdot \frac{2}{1 + \left[1 + \frac{4 \cdot 2L_s}{R_s \cdot T_s \cdot (1 - D)^2 / 2}\right] \frac{NV_B}{D}}
\]

In case 4, the PS angle ranges from \(\phi_{\text{crit}3}\) to \(\phi_{\text{crit}4}\). The leakage inductor current is still higher than zero before next voltage pulse. \(\phi_{\text{crit}4}\) is the boundary point between DCM and CCM. The voltage gain stands as the highest, therefore, the critical point, the critical point \(\phi_{\text{crit}4}\) and the corresponding voltage can be expressed as Eqs. 12 and 13.

\[
\phi_{\text{crit}4} = 2\pi - \phi_{\text{crit}1}
\]
\[
\frac{NV}{DL_s} \left(1 - \frac{\phi_{\text{crit}4}}{2\pi}\right) = \frac{V_o}{2L_s} \left(1 - D\right)
\]

In case 5 \((\phi_{\text{crit}} < \phi < 2\pi)\), the duty ratio of secondary side equivalent Buck converter is \(1 - \phi/2\pi\). The output voltage can be expressed as

\[
V_o = 2 \cdot \frac{2}{1 + \left[1 + \frac{4 \cdot 2L_s}{R_s \cdot T_s \cdot (1 - \phi / 2\pi)^2 / 2}\right] \frac{NV_B}{D}}
\]

B. Analysis of Circuit Performance \((D<0.5)\)

Similarly, there are five operating cases when the duty cycle \(D<0.5\). The respective waveforms are shown in Fig. 6.

Fig. 6. Five operating cases under \(D < 0.5\).

For case 1 \((0<\phi<\phi_{\text{crit}1})\), considering the waveform of the leakage inductor current, the secondary side of coupled inductor is equivalent to a DCM Buck converter, the corresponding duty ratio is \(D=\phi/2\pi\).

\[
\phi_{\text{crit}1} = \pi \cdot D \cdot \frac{V_o}{N \cdot V_B}
\]
\[
V_o = 2 \cdot \frac{2}{1 + \left[1 + \frac{4 \cdot 2L_s}{R_s \cdot T_s \cdot (\phi / 2\pi)^2 / 2}\right] \frac{NV_B}{D}}
\]

In case 2 \((\phi_{\text{crit}}<\phi<\phi_{\text{crit}2})\), the current of leakage inductor is still above zero before next pulse coming. The system equations can be expressed as

\[
\phi_{\text{crit}2} = 4\pi \cdot \frac{N \cdot V_B}{V_o}
\]
\[
\frac{NV_B}{DL_s} \cdot \phi_{\text{crit}1} = \frac{V_o}{2L_s} \cdot D
\]

In case 3 \((\phi_{\text{crit2}}<\phi<\phi_{\text{crit3}})\), the duty ratio of secondary winding equals to \(D\). The system equations are

\[
\text{In case 4:}
\frac{NV_B}{DL_s} \cdot D = \frac{V_o}{2L_s} \cdot \frac{\phi_{\text{crit}3}}{2\pi}
\]
\[ \varphi_{crit1} = 2\pi - \varphi_{crit2} \]  
\[ NV_b \cdot D = V_{n2} \cdot (1 + \varphi_{crit1} - 2\pi) \]  
\[ V_s = 2 \cdot \frac{2}{\sqrt{1 + \frac{4 - 2LV_s}{R_s \cdot T_s \cdot (1 - \varphi/2\pi)^2}}} \cdot \frac{NV_b}{D} \]  
\[ \text{In case 4 (} \varphi_{crit1} < \varphi < \varphi_{crit2}, \text{ the current of leakage inductor is still above zero. The system equations can be expressed as} \]
\[ NV_b \cdot D = V_{n2} \cdot (1 + \varphi_{crit1} - 2\pi) \]  
\[ V_s = 2 \cdot \frac{2}{\sqrt{1 + \frac{4 - 2LV_s}{R_s \cdot T_s \cdot (1 - \varphi/2\pi)^2}}} \cdot \frac{NV_b}{D} \]  
\[ \text{In case 5 (} \varphi_{crit1} < \varphi < 2\pi, \text{ the duty ratio of secondary winding can be expressed as} \]
\[ V_s = 2 \cdot \frac{2}{\sqrt{1 + \frac{4 - 2LV_s}{R_s \cdot T_s \cdot (1 - \varphi/2\pi)^2}}} \cdot \frac{NV_b}{D} \]  

From the above analysis, the duty cycle \( D \) is the control variable to balance the PV voltage and battery voltage, and \( \varphi \) is employed to control secondary output voltage. The two-freedom control approach makes the solar energy, battery and load fully controllable. One condition should be applied to achieve decoupled control performance, which can be expressed as \( 0 < \varphi < \varphi_{crit2} \) and \( \varphi_{crit3} < \varphi < 2\pi \). If the condition is not satisfied, the secondary output voltage is determined by the switching duty cycle rather than the phase shift angle, as presented in Eqs. 11 and 22. In mode 1, the primary side is equivalent to an interleaved Buck-Boost, which operates in the discontinuous conduction mode due to the asymmetrical complementary operation of the switching devices \((S_1, S_2)\) and \((S_3, S_4)\), and the operation of the second side follows Buck converter, where the corresponding duty ratio can be controlled by phase shift angle except for case 3.

C. Feedback Loop Design \((D>0.5)\)

In mode 1, \( S_1 \) and \( S_3 \) complementarily conduct, and the on/off operation of \( S_2 \) and \( S_4 \) is complementary. When the output energy of PV array is lower than the load power, the battery should supply the required energy to sustain output power. The primary side of the proposed converter can be equivalent to a bidirectional buck-boost converter, while the secondary side can be equivalent to a Buck converter in discontinuous conduction mode. The maximum power point tracking (MPPT) can be implemented by adjusting duty cycle of switching devices. The output voltage can be controlled by PS of the primary side bridge arm, which can be approximated to adjust the duty cycle of Buck converter of secondary side to realize output voltage regulation. The control block diagram of the proposed three-port converter for PV-battery hybrid power generation system is illustrated in Fig. 7.

IV. SIMULATION AND EXPERIMENTAL RESULTS

Both simulation and experimental test are conducted to evaluate the proposed system and control scheme. The system parameters for evaluation are listed in Table I.

### TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Product/Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( D_{n1-D2} )</td>
<td>BYW99W200</td>
</tr>
<tr>
<td>( S_1-S_4 )</td>
<td>FDP047AN</td>
</tr>
<tr>
<td>( N = n_1/n_2 )</td>
<td>1:2</td>
</tr>
<tr>
<td>( C_c )</td>
<td>100V/100( \mu )F</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>20KHz</td>
</tr>
<tr>
<td>Battery voltage</td>
<td>12V</td>
</tr>
<tr>
<td>Load resistance</td>
<td>90( \Omega )</td>
</tr>
<tr>
<td>( C_{n1-Cn2} )</td>
<td>250V/470( \mu )F</td>
</tr>
<tr>
<td>Step-up ratio</td>
<td>6.25</td>
</tr>
</tbody>
</table>

A. Simulation Results

Simulation is carried out in PSIM environment to establish the relationship of phase shift angle and output voltage, and to testify the proposed control strategy in MPPT and output voltage control.

Fig. presents the simulation results indicating the phase shift angle control and output voltage response at \( D>0.5 \) and \( D<0.5 \). The voltage gain can be divided into five cases which coincide with the theoretical analysis. In case 1, 2, 4, and 5, the output voltage is controllable by the phase shift while in case 3, the output voltage cannot be controlled by phase angle, as in...
Eqs. 11 and 22. When \( D < 0.5 \), the relation becomes more linear than that for \( D > 0.5 \).

Fig. 8. Simulation results for phase shift angle control.

B. Experimental Results

The proposed inverter topology and control scheme are implemented in a 250W prototype (see Fig. 9) with a Texas Instruments TMS320F28335 controller.

Experimental tests are conducted with a PV array simulator (Agilent Technology E4360A) to obtain the steady-state waveforms of the proposed converter in different operating cases. Fig. 10 illustrates waveforms of the input current \( i_{in} \), battery current \( i_B \) and the second side of the coupled inductor current \( i_{LK} \) for the phase angle shift under different cases. Fig. 11 shows the regulation performance of the converter. Using the phase shift modulation, the output voltage is controlled at the constant 80V level. Meanwhile, the duty cycle control of PWM regulates the PV voltage at 12.8V, which represents the operating point of MPP of the PV array simulator.

Fig. 9. Experimental setup of the proposed converter test system.

Modes 2-3 are also tested with the results presented in Figs. 12 and 13. Fig. 12 shows the current waveforms with the phase shift for different cases when \( D < 0.5 \). Under this condition, the battery discharges energy to the load and the blocking diode prevents the reverse current into the PV array. The converter operation enters mode 2. In mode 3 (Fig. 13), \( S_I \) and \( S_2 \) are applied with the same duty ratio without a phase shift angle. Therefore, the energy is transferred only from the PV array to the battery. The output voltage becomes zero due to the reverse series connection of the second side of the coupled inductor. Fig. 14 illustrates the measured converter efficiency. It can be seen that the maximum efficiency of this converter is 91.3% at 200W and the rated efficiency is approximately 90%.

Fig. 10. Current waveforms for different cases (\( D > 0.5 \) mode 1).

(a) Output voltage
V. CONCLUSIONS

This paper has presented an isolated three-port DC-DC converter for standalone PV systems, based on an improved Flyback-Forward topology. The converter can provide a high step-up capability interfacing the PV array, the battery storage, and the isolated consumption. Three operating modes are analyzed and have shown the effective operation of the proposed topology for PV applications.

From simulation and experimental test results, it can be seen that the output voltage and the PV voltage can be controlled independently by the phase shift and PWM respectively. The decouple control approach is a simple and effective way to achieve the regulation of output voltage and PV voltage, which is important for the MPPT operation of standalone PV power systems. In addition to developing simulation models, a 250W converter is prototyped and tested to verify the effectiveness of the proposed converter topology and control scheme.

The developed technology is capable of achieving MPPT, high conversion ratio and multiple operating modes whilst making the converter relatively simple, light, efficient and cost-effective.

REFERENCES


