Short-Circuit and Ground Fault Analysis and Location in VSC-Based DC Network Cables

Jin Yang, Member, IEEE, John E. Fletcher, and John O’Reilly, Senior Member, IEEE

Abstract—The application of high-power voltage-source converters (VSCs) to multiterminal dc networks is attracting research interest. The development of VSC-based dc networks is constrained by the lack of operational experience, the immaturity of appropriate protective devices and the lack of appropriate fault analysis techniques. VSCs are vulnerable to dc cable short-circuits and ground faults due to the high discharge current from the dc-link capacitance. However, faults occurring along the interconnecting dc cables are most likely to threaten system operation. In this paper, cable faults in VSC-based dc networks are analyzed in detail with the identification and definition of the most serious stages of the fault that need to be avoided. A fault location method is proposed because this is a prerequisite for effective design of a fault protection scheme. It is demonstrated that it is relatively easy to evaluate the distance to a short-circuit fault using voltage reference comparison. For the more difficult challenge of locating ground faults, a method of estimating both the ground resistance and the distance to the fault is proposed by analyzing the initial stage of the fault transient. Analysis of the proposed method is provided and is based on simulation results, with a range of fault resistances, distances and operational conditions considered.

Index Terms—Fault analysis, fault location, voltage-source converter (VSC), multiterminal dc network.

I. INTRODUCTION

FAULT vulnerability and protection are significant issues that constrain the development of voltage-source converter (VSC) based dc networks, especially in high-power scenarios. This is primarily due to the lack of mature commercial dc switchgear products. However, VSC-based high-voltage direct current (HVDC) power transmission is attracting more research interest as it provides greater operational flexibility which suits renewable energy sources. One typical application of VSC-HVDC is for large-scale offshore wind farm integration to onshore utility grids [1]-[3] where a reliable dc network is a prerequisite.

Cable faults do occur more frequently compared with other parts of the system. The most common reason for a cable fault is insulation deterioration and breakdown. There can be several causes [4]: physical damage, environmental stresses, electrical stresses, and cable aging. There have been discussions about the influence of dc faults on dc networks at transmission and distribution levels. The following aspects regarding dc system fault analysis have been reported:

1) Line-commutated, Current-Source Converter HVDC Systems: HVDC transmission systems based on conventional line-commutated current-source converters (CSC) are robust to dc fault overcurrents because of their current-regulated nature [5]. The overvoltage phenomenon of this CSC-HVDC system has been discussed [6]-[8]. Recently, HVDC protection research has been focused on specific cable fault location approaches. Protection coordination is seldom studied because of the lack of development in multiterminal dc networks.

2) Cable Fault Location Techniques: At the current time, cable fault location research is primarily focused on offline techniques [9]-[13]. Techniques widely used in industry are trace methods using acoustic or electromagnetic approaches [9] which are time-consuming. Traveling wave based methods have also been researched using different algorithms [10]-[13]. However, when the system structure is complex (for example, meshed for multiterminal connection) many reflections occur which will influence location results. A detailed cable model is required for accurate fault location using the transient response to a high-frequency pulse. For ac network and line-commutated CSC-HVDC, these methods are adequate because fast fault location may not be critical. However, for VSC-based systems, a fast and accurate fault location is required for effective operation of protective devices [14].

3) VSCs with AC-Side Faults: VSCs are widely used as rectifiers or inverters for electrical power conversion. If each conversion element of a dc wind farm is a VSC, it can control both active power and reactive power. The VSC control can cope with grid-side ac disturbances, during which appropriate control and protection methods can be used to protect its power electronic devices [15], [16]. The short-circuit current contribution of VSC-HVDC systems for ac system faults are also analyzed in respect of ac system protection [17].

4) VSC Internal Faults: In terms of fault-tolerant VSCs, the research aims are to protect the system from possible IGBT faults (for example, short-circuits) where there are many opportunities to allocate backup function or include redundant devices [18]-[20].
5) VSC System DC Faults: In terms of dc network faults, with parallel-connected VSCs, severe overcurrents due to discharge of the dc-link capacitances are a major issue: the converters’ power electronic devices, particularly the freewheel diodes, are subject to overcurrents. Therefore, the converter is defenseless against dc side faults, such as a dc-link short-circuit, dc cable short-circuits and dc cable ground faults. These fault conditions need to be analyzed and simulated in detail for effective protection system prior to the development of practical high-power VSC-HVDC networks. Relevant works are now summarized:

5.1) VSC-Based DC Distribution Systems: For dc distribution networks with VSCs, the following research has been reported: a) fault simulation of a dc micro-grid and switchgear / fuse allocation [21]; b) fault analysis of a VSC-based dc distribution system for a shipboard application [22], [23] - by replacing diodes with controllable gate power-electronic devices to provide bidirectional current blocking function; c) dedicated discharge overcurrent protection for dc-link capacitors [23], [24].

5.2) VSC-HVDC Systems: Fault detection and location for meshed VSC-HVDC systems is discussed in [25], [26] at the transmission level. The technique in [25] extracts the fault signature by comparing initial current change, the current rise time interval, or current oscillation pattern at different switch locations. Based on that, [26] proposes a fault location and isolation method. This relies on ac-side circuit breakers (CBs), and no dc switchgear configuration is discussed due to cost considerations. VSC-HVDC cable overvoltage protection under line-to-ground faults is analyzed in [27]. However, the protection scheme is not designed specifically for overcurrents flowing through power electronic devices, which are the most vulnerable devices of the system.

5.3) Summary: Most of the research reported on dc fault analysis with VSC configurations are based on numerical simulations without a theoretical basis through circuit analysis. The speed requirement for dc CBs can only be configured after identifying critical time limits under various fault conditions. AC-side switchgear is not considered fast enough to cope with the rapid rise of fault current characteristic of freewheel diode conduction which can damage power electronic devices in several milliseconds. In addition, most work focuses on the dc short-circuit faults at the dc rails [23]. However, a cable short-circuit fault is potentially more common than a dc rail fault, and the impact of a dc fault on the freewheel diodes in the VSC can be worse than that of a direct dc rail short circuit due to the increased inductive component in the discharge path. Although underground cables are seldom short-circuited in comparison to overhead lines, it is a critical condition and needs to be analyzed particularly for switchgear relay and protection design. In contrast, ground faults are more common but less serious. However, accurate fault location for effective protection coordination is required for high-impedance ground faults.

In this paper, theoretical analysis of VSC cable fault is performed. From definition of the stages of this nonlinear system under different fault conditions, critical stages are identified to instruct effective fault location. Even for a multiterminal dc network with loops, the VSCs are parallel-connected through different cable routes. Therefore, in terms of the equivalent circuit, the fault analysis detailed here could be applied to a complex multiterminal VSC-HVDC system. A decision-based fault location method is proposed for radial dc system protection and relay coordination without the need for accurate fault distances [28]. However, in a meshed dc network, an accurate distance evaluation result is required for coordination among the dc bus connected power-electronic CBs, especially for economical, unidirectional blocking CBs. Therefore, a location method based on the circuit analysis of the first stage is proposed for distance calculation.

Furthermore, the proposed fault location approach is tested under different fault conditions. The large capacitive discharge through the dc cable is a low frequency response which does not require a detailed frequency dependent cable model. Errors in fault distance estimation and resistance evaluation are provided. An iterative calculation is applied to reduce numerical solving errors and improve the distance estimate.

The paper is organized as follows. In Section II, the dc cable short-circuit and ground faults are analyzed in terms of nonlinear system stages. Fault overcurrent and voltage collapse expressions are given as the basis for fault location in Section III. Selected PSCAD/EMTDC simulations are provided in Section IV for fault location verification.

II. VSC DC CABLE FAULT ANALYSIS

This section analyzes cable short-circuit and positive-to-ground faults in VSC-based dc systems. According to circuit theory, dc bus faults are the same as dc cable faults and different in protection coordination strategy merely because of possible complex structured multiterminal connection. The theoretical solution of the nonlinear system that represents the faulted network can be defined by different stages which assist in understanding system response. The characteristics of the dc fault current response are analyzed for accurate fault location.

A. VSC DC Cable Short-Circuit Fault Analysis

A dc short-circuit fault is the most serious condition for VSCs. The IGBTs can be blocked for self-protection during faults, leaving reverse diodes exposed to overcurrent. Regardless of where the dc cable short-circuit occurs, it can be expressed by an equivalent circuit shown in Fig. 1, where $R$ and $L$ are the π-model equivalent resistance and inductance of the positive and negative cables from the VSC to the location of the short-circuit. The cable grounding capacitor is omitted here which is dominated by

![Fig. 1. Voltage-source converter with short-circuit fault condition.](image-url)
the dc-link capacitance. Multilevel VSCs are especially promising for high-power conversion applications, such as diode neutral-point-clamp converters and flying capacitor converters [29], [30]. The main fault characteristics are in common with the two-level converter in Fig. 1: a closed loop via the freewheel diodes is available for capacitance discharge. Therefore the treatment of these multilevel converters is similar to the 2-level system analyzed here. In the multilevel modular converter (MMC), the large dc-link capacitance is replaced with low-value cascaded capacitors. Therefore it is different to the analysis proposed here. With appropriate fault control methods for the converter switches, the MMC can be tolerant to dc fault conditions.

To solve the complete response of this nonlinear circuit, the different stages of the fault, as it progresses, are analyzed individually. Expressions for the dc-link voltage and cable current are provided.

1) Capacitor Discharge Stage (Natural Response):

This stage occurs as the dc-link capacitor discharges and the equivalent circuit represented in Fig. 2(a). Under the condition $R < 2 \sqrt{L/C}$, the solution of the second-order circuit natural response gives an oscillation. Assuming the fault happens at time $t_0$, the natural conditions (without inverter-side current $i_{VSI}$) under the initial conditions of $v_c(t_0) = V_o$, $i_{cable}(t_0) = I_0$ is

$$v_c = \frac{V_o}{\omega} e^{-\delta t} \sin(\omega t + \beta) - \frac{I_0}{\omega} e^{-\delta t} \sin \theta$$

$$i_{cable} = C \frac{dv_c}{dt} = -\frac{I_0}{\omega} e^{-\delta t} \sin(\omega t + \beta) + \frac{V_o}{\omega} e^{-\delta t} \sin \theta$$

where

$$\delta = R/2L \cdot \omega^2 = 1/LC - (R/2L)^2 \cdot \omega_0 = \sqrt{\delta^2 + \omega^2} \cdot \beta = \arctan(\omega/\delta).$$

The time when capacitor voltage drops to zero is

$$t_1 = t_0 + (\pi - \gamma)/\omega$$

where

$$\gamma = \arctan\left[V_c(\omega_0, C \cos \beta - I_0)\right].$$

2) Diode Freewheel Stage (after $v_c = 0$, Natural Response):

This stage is initiated as the cable current commutates to the VSI freewheel diodes when the dc-link voltage reaches zero and the cable inductance drives current around the freewheel path. It is solved using the first-order equivalent circuit, Fig. 2(b). The cable current has an initial value $i_{cable}(t_1) = I_0$. The expression of cable inductor current, where each phase-leg freewheel diode current carries a third of the current, is

$$i_{cable} = I_0 \cdot e^{-\delta t} \cdot t_1 \cdot i_{cable}/3.$$  

This is the most challenging phase for VSI freewheel diodes, because the freewheel overcurrent is abrupt with a high initial value, which can rapidly damage the diodes. $t_2$ is the time of the pure inductor discharge of one phase before current is fed from the grid-side, see Fig. 3 phase-c.

3) Grid Side Current Feeding Stage (Forced Response):

During this stage, the dc-link capacitor and cable inductor have a forced current source response (with $i_{VSI}$ when the VSC IGBT gate control signals are blocked, $v_c$ is not necessarily zero) shown in Fig. 2(c). To calculate the fault current contribution from the inverter, a three-phase short circuit current expression is obtained by three-phase short circuit analysis. For phase a, assume the grid voltage post-fault is

$$v_{ga} = V_s \sin(\omega t + \alpha)$$

where $V_s$ is the grid voltage amplitude, $\alpha$ is the phase a voltage angle at $t_1$. The phase current is

$$i_{ga} = I_s \sin(\omega t + \alpha - \phi) + \left|I_{gab}\right| \sin(\phi - \theta) - I_s \sin(\alpha - \phi) e^{-\delta t}$$

$$= I_s \sin(\omega t + \alpha - \phi) + I_{gab} e^{-\delta t}$$

where $\phi = \arctan\left[I_{gab} (L_{in} + L)/R\right]$, $\tau = (L_{in} + L)/R$, $I_{gab}$ and $\theta$ are the current grid amplitude and phase angle, $L_{in}$ is the grid side inductance.

The positive $i_{ga}$ current flows from diode $D_1$ to contribute to the $i_{VSI}$, with those of $i_{gb}$ and $i_{gc}$, so the total $i_{VSI}$ is the summation of the positive three phase short circuit currents.

$$i_{VSI} = I_{VSI1} + I_{VSI2} + I_{VSI3} = i_{ga(c)} + i_{gb(c)} + i_{gc(c)}.$$  

Here only the phase-$a$ part $i_{ga(c)}$ response is analyzed, phase $b$ and $c$ can be superimposed afterwards. To analyze the most serious condition, the phase that has the highest current magnitude (phase $a$ in this case), with grid voltage angle zero at the initiation of this stage of the fault. The cable currents are solved as

$$i_{cable} = A \sin(\alpha t + \gamma) + Be^{-\delta t} + \left[C_{1} \omega e^{-\delta t} \sin(\alpha t + \beta)\right] \omega + \left[C_{2} e^{-\delta t} \sin(\alpha t + \gamma)\right] \omega$$

$$v_c = -R_i \frac{di_{cable}}{dt} + L \frac{di_{cable}}{dt}$$

where $A = I_s \left[1 - \omega^2 L^2 + (R \omega_0)^2\right]^{1/2}$, $\gamma = \alpha - \varphi - \theta$, $\theta = \arctan\left[\left(R \omega_0\right)/(1 - \omega^2 L^2)\right]$, $B = -I_s \left[1 - \omega^2 (\tau^2 - R \tau + L^2)\right]$, $C_1 = -(A \sin \gamma + B) \cdot C_2 = B / \tau - \omega_0 A \cos \gamma$.

The above analysis is verified by PSCAD/EMTDC simulations. The simulation system including a vector controlled SPWM-VSI and π-model dc cables. Simulation system parameters, initial values, and calculated stage times are listed in Table I. Fig. 3 shows the PSCAD/EMTDC simulation results. The peak overcurrent occurs during stage 1 with the most severe freewheel diode overcurrent at the start of stage 2.
Fig. 3. VSC cable short circuit fault and stage definition: (a) dc-link capacitor voltage \( V_c \) (kV); (b) cable current \( i_{c0} \) (kA), capacitor current \( i_c \) (kA); VSI feeding current \( i_{g0} \) (kA); (c) three-phase diode current \( i_{g1,2,3} \) (kA); (d) grid side three-phase currents \( i_{g1,2,3} \) (kA).

![Fig. 3. VSC cable short circuit fault and stage definition.](image)

The most vulnerable component – the freewheel diodes – suffer during the freewheel phase, in which the current in this model can be 10 times the nominal value (from 0.085 kA to 0.862 kA) and rises rapidly. The capacitor delivers the discharge current. This current could be eliminated by including a dedicated dc capacitor CB [23], adding capacitor overcurrent protection [24], or using high-speed fuses as for distribution system capacitor banks [31]. The dc cables should be protected from overcurrent but they are more robust than the power electronic devices due to the cable’s thermal mass.

4) Influence of Fault Resistance:

Usually, the fault resistance is such that \( R < 2\sqrt{L/C} \), where the circuit will experience oscillation. In cases of short-circuit faults, fault resistances are generally small. Sometimes however a fault resistance exists and a large fault resistance \( R_f \) will make the condition \( R_f + R > 2\sqrt{L/C} \). This is a first order damped process. The dc-link voltage will not drop to zero, so no freewheel diode conduction occurs. Hence the most critical phase can sometimes be avoided. The overcurrent protection relay time setting is not that critical in this case. The damped fault response will be shown with the cable ground fault scenario in which the ground resistance is always considerable.

B. VSC DC Cable Ground Fault Analysis

The ground fault analysis depends on the grounding of the dc system. Usually, the grounding points in a dc network include: the neutral-ground link of the step-up transformer and the dc-link mid-point [22], [32], as shown in Fig. 5. The dc-link grounding point is used to reduce imbalance between the positive and negative currents and voltages.

A ground fault will form a ground loop with the grounding points. The IGBT-blocked-VSI will act like an uncontrolled rectifier with the dc-link voltage modified to the rectified voltage, so fault current will flow through the freewheel diodes. This current depends on the impedance between the transformer and the ground fault point. The difference between faults on the positive and negative side of the dc-link is the direction of current and the bridge diodes that conduct. The ground fault resistance cannot be ignored – it usually varies from smaller than ohms to hundreds of ohms. The equivalent circuit is shown in Fig. 6 for the fault calculation, which is divided into three stages.

1) Capacitor Discharge Stage (Natural Response):

This is the dc-link capacitor discharging stage as represented by Fig. 6(a). Under the condition of \( R_f + R/2 < 2\sqrt{L/C} \), the solution of the second-order circuit natural response gives a non-oscillating discharge process. The dc-link voltage will not
drop to zero so no freewheel diode conduction occurs. Assume the fault happens at time $t_0$, the natural response (without inverter side current $i_{v2}$) under initial conditions of $v_c(t_0) = V_0$, $i_{cable}(t_0) = I_0$ are

$$v'_c = A_p e^{p_1 t} + A_p e^{p_2 t}$$  \hspace{1cm} (10)

$$i'_{cable} = 2C \frac{dv'_{cable}}{dt} = A_p e^{p_1 t} + A_p e^{p_2 t}$$  \hspace{1cm} (11)

where $p_1 = -\frac{R_1 + R/2}{L} \pm \sqrt{\frac{R_1 + R/2}{L}^2 - \frac{1}{LC}}$, $A_1 = \frac{1}{p_2 - p_1} \left( p_2 v_0 + \frac{I_0}{2C} \right)$, $A_2 = \frac{1}{p_2 - p_1} \left( -p_1 v_0 - \frac{I_0}{2C} \right)$.

This stage is an RLC circuit until the positive dc voltage drops to below any grid phase voltage. It is difficult to determine an analytical expression for the time $t_1$ when capacitor voltage drops below any grid phase voltage but numerical methods can be used to find the time solution.

2) Grid Side Current Feeding Stage (Forced Response):
This transient phase can be expressed by the third-order state-space equations

$$\begin{pmatrix} v'_c \\ i'_{cable} \\ i'_{cable} \end{pmatrix} = \begin{pmatrix} 0 & -\frac{1}{2C} & \frac{1}{2C} \\ \frac{1}{LC} & -\frac{R_1 + R/2}{L} & -\frac{R_1 + R/2}{L} \\ -\frac{1}{L_{cable}} & 0 & 0 \end{pmatrix} \begin{pmatrix} v'_c \\ i'_{cable} \\ i'_{cable} \end{pmatrix} + \begin{pmatrix} 0 \\ 0 \\ v_{dcl} \end{pmatrix}$$  \hspace{1cm} (12)

where $v'_c$, $i'_{cable}$, and $i'_{cable}$ are the state variables. The choke inductance can also include the transformer and its star-grounding inductance in case of an arc-distinguishing coil connected in low or medium voltage situations. Equation (12) provides a theoretical method of determining the short-circuit fault response. However, it is difficult to derive analytical expressions for the voltages and currents during the fault so it is numerically simulated. There are no particular effects on the diodes (unlike the freewheel phase during short-circuits). The capacitor voltage drops to a new steady state in 30 milliseconds; meanwhile the inductor current experiences a large transient of 0.8 kA (11 times rated current), Fig. 7(a).

It cannot be solved continuously because of commutation between diodes. Therefore, for each diode conduction period, the status equations of (12) need to be solved using the previous variable as the initial state for the present calculation.

3) Steady State:
The steady-state equations can be determined. The total impedance is

$$Z = (R_f + R + j\omega L_f(1/j\omega C) + j\omega L_{cable})$$  \hspace{1cm} (13)

Then the current through diode is

$$i_{diode} = \frac{V_{diode}}{Z} = \frac{V_f}{Z}$$  \hspace{1cm} (14)

Simulation results are shown in Fig. 7. System parameters and calculation results are shown in Table II. In simulation, it is assumed that the dc power source is tripped immediately after the fault to avoid a dc-link capacitor overvoltage on the negative side. Each phase diode conducts when the dc voltage drops below its phase voltage, shown as an “x” along the dc voltage in Fig. 7. The diode current during the transient state peaks at 0.185 kA, Fig. 7, about twice rated current magnitude. The steady-state amplitude is 0.1661 kA, which is slightly lower than the maximum.

For the fault analysis, other components in practical application should be considered in the analysis. For example, the capacitor protection itself – such as a snubber acting as a current limiter [22] can be included. If required, the ac grid impedance can also be combined with the choke inductance. The oscillation and damping calculations from the analysis described are still applicable.
III. DC FAULT LOCATION

Traditional ac network distance protection uses impedance to represent the distance from the relay point to fault point. The distance judgment is made with a mho characteristic or an impedance circle. However, for a dc system in fault transient state, the frequency changes abruptly. No grid fundamental frequency impedance can be defined for distance protection. Therefore, electrical circuit parameter evaluation can be used to represent fault distance. Online fault location methods for short-circuit and ground faults will be proposed based on the analysis in Section II.

A. Short-Circuit Fault Location

System short-circuit response is featured by distance characteristics of overcurrent value and critical time for the freewheel effect. This critical time limit is when the dc-link voltage drops to zero and the freewheel diodes conduct, assuming that there is no dedicated or effective dc-link capacitor protection to prevent the discharge. This critical time should be the upper limit before which both the main and the backup dc circuit breakers operate. Using equation (3), in respect of the distance \( x \), the critical time is

\[
t_{c} = t_{c} - t_{d} = \pi - \arctan\left[\frac{V_{r}C\alpha}{(V_{c}C\delta - I_{c})}\right]/\alpha '
\]  

where \( \alpha' = \sqrt{\frac{2}{x + \delta^2}} \).

The total freewheel overcurrent is the cable current at this critical time. The critical freewheel current and time in respect to distance are shown in Fig. 8. The critical time is the strict upper limit for the time allowed for the switchgear to operate. The current–distance curve in Fig. 8(a) can be used for relay configuration. As distance increases the fault overcurrent reduces and the critical time increases.

Because of the small critical time available, a rapid fault location method for short-circuit faults is required. In [28] a method using one more reference voltage sensor to avoid fast time-response protection and which can be fulfilled by overcurrent setting. [28] proposes a method to estimate the cable distance without accurate fault resistance (the fault resistance is equivalent to another length of cable under fault) by considering the backup configuration. In the following section, a more accurate online ground distance evaluation method is proposed.

![Fig. 8. Influence of short-circuit fault distance on the system performance: (a) initial freewheel current according to the fault distance; (b) variation of time for the dc-link voltage to collapse with distance.](image)

![Fig. 9. Distance evaluation with two voltage divider measurements.](image)

B. Ground Fault Location and Ground Resistance Evaluation

In three-phase ac systems, distance protection uses symmetrical component analysis to avoid the above influence of fault resistance [5]. However, in dc systems this is not available. Ground faults are not as serious as short-circuit condition as the grounding is always with a large fault resistance; however, they occur more frequently. Moreover, the large fault resistance results in inaccurate evaluation of distance for protection coordination. Generally, as resistance and distance increases the fault overcurrent reduces and the time the diodes start conducting increases.

Based on the above analysis, a new fault location approach for distance and ground resistance evaluation is proposed here for online applications. The results can also be used for offline maintenance and fault location without injecting signals into a faulty cable, or a prediction before the application of the time-consuming tracing location methods. With the measurement
values of \( V'_{\text{cable}} \) and \( i'_{\text{cable}} \) and the time when \( V'_{\text{cable}} \) drops to below any phase value of the grid voltages \( V_0 \) at, \( t_{\text{total}} \), the fault loop total resistance \( R_{\text{total}} \) and inductance \( L_{\text{total}} \) can be solved from

\[
\begin{align*}
V_{\text{cable}}' &= A_1 e^{p_1 x} + A_2 e^{p_2 x} \\
i_{\text{cable}}' &= A_3 I_{\text{flt}} e^{p_1 x} + A_4 I_{\text{flt}} e^{p_2 x}
\end{align*}
\]

where \( A_1, A_2, p_1, p_2 \) are functions of \( R_{\text{total}} \) and \( L_{\text{total}} \) as shown in equations (10) and (11).

For dc cables, assume that the per meter resistance and inductance are \( r \) and \( l \) respectively. With a given \( n/l \) ratio of the cable, the grounding resistance \( R_g \) and distance \( x \) can be solved from equation (21), if the resistance and inductance of other parts of the circuit can be neglected, such as those of IGBTs and diodes

\[
\begin{align*}
R_{\text{total}} &= R_g + r \cdot x, \\
L_{\text{total}} &= l \cdot x.
\end{align*}
\]

IV. FAULT LOCATION EXAMPLES AND VERIFICATION

The proposed location method is applied to different fault conditions and verified by calculations with PSCAD/EMTDC simulations. For ground fault location, robust tests to various ground resistance, fault distances and operation conditions are carried out. An iterative method to reduce calculation error is proposed for more accurate evaluation results.

A. Short-Circuit Fault Location

A short-circuit fault is simulated 1 km from the VSI. The cable \( \pi \)-model parameters are \( r = 0.06 \, \Omega/km \), \( l = 0.28 \, \text{mH/km} \). Cable grounding capacitances are omitted. The VSI parameters are given in Table I. Voltage measurements (Fig. 10) used for distance evaluation are at \( t = 0.5 \, \text{ms} \). At this moment after fault occurs, the positive relay point voltage \( V_{\text{pos}} \) drops to about 0.49 kV, with a reference point measurement voltage \( V_f \) at about 0.44 kV. According to the distance evaluation (18), \( x = d \times 0.4914 / (0.4914 - 0.4419) = 992.73 \, \text{m} \), where the distance between the two voltage measurements, \( d \), is known as 100 m. This evaluated distance is accurate enough (-0.727% relative error), because the short-circuit resistance applied is almost zero in this case (1×10^6 \, \Omega). Here it is assumed that the measurements and calculation can be completed within the time in which the overcurrent is reached.

![Fig. 10. Relay point voltage measurements under short-circuit fault: positive cable relay \( V_{\text{pos}} \), reference voltage \( V_f \), and fault point voltage \( V_{\text{flt}} \) (kV).](image)

B. Cable Ground Fault Location

The calculation to find the location of the cable ground fault (20) is assessed using relative errors under different conditions: various ground resistances and fault distances, different operating conditions including system protection operation.

1) Distance Estimation under Various Ground Resistances and Fault Distances:

Ground resistances under test are 0.1, 0.2, 0.5, 1, 5, and 10\( \Omega \). VSI and cable \( \pi \)-model parameters are the same as above. The rectifier side is tripped immediately at the occurrence of the fault, with the IGBTs blocked instantly at the same time. This gives the best stage 1 calculation to test the accuracy of the location estimate. Fault distance ranges from 500m to 3000m.

The calculated distance and ground resistance from (20) are expressed as relative errors (Table III and IV). Due to the small inductance compared with large ground resistances, the calculation errors for distances increase when ground resistance dominates the system response. That is also why the resistance evaluation has much lower errors in Table IV.

The measurement time \( t_1 \) used for calculation is listed in Table V, which also shows that the dominant influence of a large resistance on the system time-response. With large ground resistance, the time response requirement for the dc switchgear system is not critical (in milliseconds even for the smallest ground resistance condition). This is plenty time for dc solid-state CB (SSCB) to operate.

In Table III, when increasing \( R_g \), the calculation error for distance increases dramatically, however, most fault resistance errors are still within 5%. Therefore the evaluated ground resistances are used in a single-iteration to improve the error. From equation (17), considering when the estimated \( R_g \) is large, \( i_{(o)} = i_{(o)} \), then

\[
\Delta x = \frac{V_{\text{flt}} - R_g i_{(o)}}{V_{\text{flt}} - V_f} \frac{d}{V_{\text{flt}} - V_f}
\]

It needs to be noted that the errors in \( R_g \) are partially because of the high error in distance. Therefore, by choosing a lower \( i_{(o)} \) measurement value in (22), the \( R_g \) error at distance can be reduced, hence an improved \( \Delta x \) can be obtained. The improved distance results are listed in Table VI.

Now the improved errors are almost all within 2% tolerance. If relay setting using 10% error tolerant for protection tripping, such as that for most strict dc bus faults, this is accurate enough. If this is not the case, another iteration can be performed to further improve the estimate. The accuracy of calculation also depends on the initial guess values for solution of (20). Operational experience or prior simulation results can then be used to initialize the calculation.

| TABLE III. GROUND FAULT DISTANCES ESTIMATION RELATIVE ERROR (%) |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------- |
| Distance (m) | \( R_g = 0 \Omega \) | \( R_g = 0.2 \Omega \) | \( R_g = 0.5 \Omega \) | \( R_g = 1 \Omega \) | \( R_g = 5 \Omega \) | \( R_g = 10 \Omega \) | \( R_g = 50 \Omega \) | \( R_g = 100 \Omega \) |
| 500 m | -1.172 | -1.558 | -6.258 | -21.642 | 99.998 | 99.999 |
| 1000 m | 1.329 | 1.611 | 4.264 | 15.114 | 288.04 | 685.714 |
| 1500 m | 2.7693 | 3.1307 | 5.7093 | 17.0864 | 287.34 | 614.29 |
| 2000 m | 3.3865 | 3.6655 | 5.7185 | 14.6945 | 20.6095 | 51.4305 |
| 2500 m | 1.5072 | 1.5072 | 1.6644 | 2.6916 | 21.15 | 42.8572 |
| 3000 m | 3.8013 | 3.6320 | 3.3653 | 3.4583 | 6.6917 | 42.8572 |
Case III: IGBTs are blocked once they reach a threshold current limit (2.0 p.u.); source side trips after the 20 ms switchgear period.

Simulation results (Fig. 11 and 12) show the difference between the four operating conditions. Without source side tripping, the pulsed dc current still feeds into the negative cable which results in the ripple of cable currents (Case II and IV). For Case III and IV, the VSI IGBTs are blocked after 12.45 ms at 2 p.u. (0.17 kA). When any IGBT detects an overcurrent higher than 2.0 p.u., all the IGBTs are blocked at the same time. The time instants used for fault location are detailed in Fig. 12 (indicated with an “x”). The estimated fault resistance and distance under different conditions are listed in Table VII, with values obtained through one modifying iteration. Although the results are similar, Case II, III, and IV yield higher percentage errors. This is due to the much smaller inductance relative to the resistance: 0.28×10⁻³ compared to 0.5+0.06. However, using the iterative process reduces this calculation error to well below 5%.

The iteration requires continuous monitoring of system operation status and data recording equipment. Reliable measurement, monitoring and sensor devices are required for practical application.

2) Distance Estimation under Different Operating Conditions:

The aforementioned analysis is based on ideal operation with immediate blocking of the IGBTs and source side tripping at the instant the fault occurs. The fault resistance and distance estimation is now performed with the IGBT blocking function at a threshold current limit (2.0 p.u.) and with the possibility of slow tripping of the source side. The system performance under different conditions is compared with a fault distance of 1 km and 0.5 Ω fault resistance. The following four cases are considered:

Case I: IGBTs and source side are immediately blocked and tripped, respectively;
Case II: The IGBTs are blocked immediately with source side tripping after an ac CB operation period of 20 ms;
Case III: The source side still trips immediately, IGBTs are blocked once they reach a threshold current limit (2.0 p.u.);
Case IV: IGBTs are blocked once they reach their current limit (2.0 p.u.; source side trips after the 20 ms switchgear period.

### Table IV: Ground Fault Resistance Estimation Relative Error (%)

<table>
<thead>
<tr>
<th>Distance (m)</th>
<th>500</th>
<th>1000</th>
<th>1500</th>
<th>2000</th>
<th>2500</th>
<th>3000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rf=0.1Ω</td>
<td>1.2</td>
<td>-1.6</td>
<td>-6.0</td>
<td>0.6</td>
<td>-4.4</td>
<td>13.8</td>
</tr>
<tr>
<td>Rf=0.2Ω</td>
<td>0.4</td>
<td>-0.5</td>
<td>-2.4</td>
<td>-0.2</td>
<td>-1.8</td>
<td>5.55</td>
</tr>
<tr>
<td>Rf=0.5Ω</td>
<td>0.32</td>
<td>0.22</td>
<td>-0.72</td>
<td>0.4</td>
<td>0.4</td>
<td>0.54</td>
</tr>
<tr>
<td>Rf=1Ω</td>
<td>0.55</td>
<td>-2.0</td>
<td>1.15</td>
<td>-0.99</td>
<td>-0.44</td>
<td>1.40</td>
</tr>
<tr>
<td>Rf=5Ω</td>
<td>0.79</td>
<td>-2.61</td>
<td>-4.49</td>
<td>-0.46</td>
<td>-0.26</td>
<td>-0.22</td>
</tr>
<tr>
<td>Rf=10Ω</td>
<td>0.4</td>
<td>-4.014</td>
<td>-5.367</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table V: Calculation Time with Fault Resistance Variation (ms)

<table>
<thead>
<tr>
<th>Distance (m)</th>
<th>500</th>
<th>1000</th>
<th>1500</th>
<th>2000</th>
<th>2500</th>
<th>3000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rf=0.1Ω</td>
<td>2.36</td>
<td>2.84</td>
<td>3.14</td>
<td>3.40</td>
<td>3.64</td>
<td>3.80</td>
</tr>
<tr>
<td>Rf=0.2Ω</td>
<td>2.76</td>
<td>3.12</td>
<td>3.36</td>
<td>3.60</td>
<td>3.80</td>
<td>3.98</td>
</tr>
<tr>
<td>Rf=0.5Ω</td>
<td>3.68</td>
<td>3.88</td>
<td>4.04</td>
<td>4.20</td>
<td>4.38</td>
<td>4.54</td>
</tr>
<tr>
<td>Rf=5Ω</td>
<td>24.94</td>
<td>24.94</td>
<td>30.62</td>
<td>30.62</td>
<td>30.64</td>
<td>30.66</td>
</tr>
<tr>
<td>Rf=10Ω</td>
<td>51.14</td>
<td>51.18</td>
<td>51.22</td>
<td>51.24</td>
<td>51.26</td>
<td>51.36</td>
</tr>
</tbody>
</table>

### Table VI: Improved Ground Distance Estimation Expressed as Relative Error (%)

<table>
<thead>
<tr>
<th>Distance (m)</th>
<th>500</th>
<th>1000</th>
<th>1500</th>
<th>2000</th>
<th>2500</th>
<th>3000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rf=0.1Ω</td>
<td>-0.084</td>
<td>-0.075</td>
<td>-0.131</td>
<td>-0.228</td>
<td>-2.593</td>
<td>-7.823</td>
</tr>
<tr>
<td>Rf=0.2Ω</td>
<td>-0.020</td>
<td>-0.020</td>
<td>0.010</td>
<td>1.390</td>
<td>7.490</td>
<td></td>
</tr>
<tr>
<td>Rf=0.5Ω</td>
<td>-0.027</td>
<td>-0.040</td>
<td>-0.045</td>
<td>0.125</td>
<td>0.795</td>
<td></td>
</tr>
<tr>
<td>Rf=1Ω</td>
<td>-0.004</td>
<td>-0.004</td>
<td>-0.012</td>
<td>0.076</td>
<td>0.400</td>
<td></td>
</tr>
<tr>
<td>Rf=5Ω</td>
<td>-0.253</td>
<td>-0.243</td>
<td>-0.230</td>
<td>-0.187</td>
<td>0.377</td>
<td></td>
</tr>
</tbody>
</table>

### Table VII: Estimated Fault Resistance and Distance under Various Operating Conditions

<table>
<thead>
<tr>
<th>Cases</th>
<th>Fault Resistance (Ω)</th>
<th>Fault Distance (m)</th>
<th>1-Iteration Fault Distance (m)</th>
<th>Fault Resistance Error (%)</th>
<th>Fault Distance Error (%)</th>
<th>1-Iteration Fault Distance Error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case I</td>
<td>0.4989</td>
<td>1042.64</td>
<td>999.80</td>
<td>-0.22</td>
<td>4.264</td>
<td>-0.020</td>
</tr>
<tr>
<td>Case II</td>
<td>0.5203</td>
<td>1175.50</td>
<td>994.18</td>
<td>4.06</td>
<td>17.55</td>
<td>-0.582</td>
</tr>
<tr>
<td>Case III</td>
<td>0.5900</td>
<td>751.857</td>
<td>978.06</td>
<td>1.80</td>
<td>-24.8143</td>
<td>-2.194</td>
</tr>
<tr>
<td>Case IV</td>
<td>0.5300</td>
<td>846.786</td>
<td>993.56</td>
<td>6.60</td>
<td>-15.2214</td>
<td>-0.644</td>
</tr>
</tbody>
</table>

![Fig. 11](image-url) Fault location measurement under different operation conditions: (a) dc-link positive voltages for Case I, II, III and IV $v_{pos1,2,3,4,5,6}$ (kV), and grid side three-phase voltages $v_{g1,2,3}$ (kV); (b) cable currents $i_{cable1,2,3,4,5,6}$ (kA); (c) diode current $i_{D1,2}$ (kA); (d) diode current $i_{D1,3,4,5,6}$ (kA); (e) IGBT currents $i_{IGBT1,2,3,4,5,6}$ (kA).
For the fast time-response dc protection devices, if the main protection and backup coordination are capable of securely protecting the system, at the protection stage, there is no need to estimate what the exact distance is to the fault point. Rough distance evaluation is enough for a relay decision to effectively estimate what the exact distance is to the fault point. Therefore, the accuracy of evaluation can be flexible for different fault protection device requirements. For example, even if the error is larger than 2% for Case III after one iteration in Table VII, this may still be enough for effective protection judgment.

Even if \( R_f \) is large, theoretically, the dominant feature of stage I of the ground fault is still an \( RLC \) discharge. Therefore, more accurate location can be acquired with more iterations of the calculation. Although this will take more time for calculation and decision, with large \( R_f \), the fault isolation is not as time critical. Other offline/slow location approaches can also be incorporated to determine a more accurate fault location with larger values of \( R_f \).

V. CONCLUSION

Integration of high-capacity offshore renewable energy onto transmission networks is increasing the applications of VSC-HVDC transmission networks. In this paper, short-circuit and ground fault analysis of VSC-based dc systems is performed. Definitions of the stages of the fault response are provided and assist in identifying the most serious stage of a fault, which must be avoided through protection. The analysis of the most serious short-circuit fault provides a critical time limit for switchgear operation. Also, it is easier to locate a short-circuit by measuring reference voltages than to locate a ground fault which may have a relatively large impedance. Therefore, a fault location method is proposed for ground faults with analysis and simulation provided under various fault distances, resistances and operating conditions. The simulations verify the operation of the technique. A method using an additional single-iteration is proposed and is shown to improve the accuracy of the distance and resistance estimate. The proposed method is a prerequisite for online determination of fault location in order to meet the requirements of effective dc system relay coordination and protection.

REFERENCES


Jin Yang (S’08–M’11) was born in Liaoning, China. He received the B.Eng. and M.Sc. degrees from North China Electric Power University, Baoding, China, in 2003 and 2006, respectively; and the Ph.D. degree from the University of Glasgow, Glasgow, UK, in 2011.

He is now with the School of Engineering & Applied Science, Aston University, Birmingham, U.K, as a Lecturer. His research interests include wind power generation system protection and wind power economics.

John E. Fletcher received the B.Eng. (first class honors) and Ph.D. degrees from Heriot-Watt University, Edinburgh, U.K. in 1991 and 1995, respectively, both in Electrical and Electronic Engineering.

Until 2007, he was with Heriot-Watt University then as a Senior Lecturer at the University of Strathclyde, Glasgow, UK from 2007 to 2010. Currently, he is an Associate Professor with the University of New South Wales, Sydney, Australia. His research interests include power electronics, drives and energy conversion, and manages research projects including distributed and renewable integration, silicon-carbide electronics, pulsed-power applications of power electronics and the design and control of electrical machines. Dr. Fletcher is a Chartered Engineer in the U.K. and a Fellow of the Institution of Engineering and Technology.

John O’Reilly (M’81–SM’00) received the B.Sc., Ph.D., and D.Sc. degrees in engineering from Queens University, Belfast, U.K., in 1972, 1976, and 1985, respectively. Currently, he is Professor of Control engineering in the Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K. His interests include power system dynamics and control with renewable energy.